



A1E AO .			
OA-CIA			
Address bus (output, active high, 3-state).		0	40 1444
Used for accessing the memory and I/O ports	A12 2		39 49
During the refresh cycle the D is put on this bus	A18 3		38 . Aa
burning me refresh cycle me k is pur on mis bus.	A16 4		37 A7
D7-D0 :	A15 5		36 🗖 🗛
Data Bus (input/output active high 3-state)	CLK 6		35 BAs
Used for data exchanges with memory T/O			34 144
osed for dara exchanges with memory, 170.	p.H.s		32 642
RD:	De 10		31 6A1
Read (output active low 3-state) indicates that	+57 11	280 CPU	30 Aa
the CPU wents to need data from memory or T/O	D2 C 12		29 GND
the CPU wants to read data from memory or 1/0	Dr 13		28 RFSH
W/P:	Do 14		27 191
White (automatical and 2 state) indicates	1971 16		26 PESET
write (output, active Low, 3-state) indicates	NAL 17		24 DEALT
that the CPU data bus holds valid data to be	HALT 018		23 BRUSACK
stored at the addressed memory or I/O location.	MREQ 19		22 WR
	IURU 20		21 10

780 Pin Description	n	
MDEO		
Mining Descript (submit setting Law 2 state)		
Memory Request (output, active Low, 3-state).	A11 1	40 A10
Indicates memory read/write operation. See M1	A12 2	39 🗖 Aø
TODO	A13 3	38 🗖 🗛
IORQ	A16 4	37 2 47
Input/Output Request(output,active Low,3-state)	A16 5	36 2 46
Indicates I/O read/write operation, See M1	CLIC 6	35 846
		Sa Ha
M1		32 64.
Machine Cycle One (output, active Low),	De 10	31 64
Tagathan with MDEO indicator anada fatch aval	+57 11 280	CPU 30 6 A0
Together with MREQ indicates opcode terch cycle	D2 12	29 GND
logether with LORQ indicates an Int Ack cycle	Dr 13	28 RFSH
DECIL	Do 🗖 14	27 71
RL2H	D1 15	26 RESET
Refresh (output, active Low).	INTL 16	25 BUSRED
Together with MRFQ indicates refresh cycle	NMI 17	24 WAIT
Lower 7-bits address is refresh address to DPAN	HALTL 18	20 DUSACK
Lower 7-Dits address is refresh address to DRAW	TUBUL 20	21 110
	- and -	
Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina	university)	٤

*Interrupt Request (input, active Low).					
Interrupt Request (input, active Low).					
	1000	-	0		L
Interrupt Request is generated by I/O	A11	1		40	E 410
devices	A12	2		39	H.*
	ALSE	3		30	LIA8
*Checked at the end of the current	Aur	-		30	HA7
instruction	CLE	6		-36	H.
If flip-flop (IFF) is enabled.	DAC	7		34	EA.
	Da	8		33	6A
	DE	9		32	6A2
Non-Maskable Interrupt	De	10		31	6 A1
(Input, negative edge-triggered).	+54	11	280 CPU	30	DA0
Higher priority than TNT	D ₂ C	12		29	GND
*Dessenized at the and of the surrout	Dr	13		28	RFSH
*Recognized at the end of the current	Do	14		27	111
Instruction	DI	15		26	PESET
Independent of the status of IFF	INT	16		25	BUSRET
*Forces the CPU to restart at location 0066	NMI L	17		24	TIAW
	MALT	18		23	BUSACE
	MREQ	19		22	L VR

















