


# Microprocessors

## Z80 Structure

# Z80 pin Assignment



## Z80 Pin Description

### A15-A0 :

Address bus (output, active high, 3-state).  
Used for accessing the memory and I/O ports  
During the refresh cycle the R is put on this bus.

### D7-D0 :


Data Bus (input/output, active high, 3-state).  
Used for data exchanges with memory, I/O.

### RD:

Read (output, active Low, 3-state) indicates that the CPU wants to read data from memory or I/O

### WR:

Write (output, active Low, 3-state) indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.



## Z80 Pin Description

### MREQ

Memory Request (output, active Low, 3-state).  
Indicates memory read/write operation. See M1

### IORQ


Input/Output Request (output, active Low, 3-state)  
Indicates I/O read/write operation. See M1

### M1

Machine Cycle One (output, active Low).  
Together with MREQ indicates opcode fetch cycle  
Together with IORQ indicates an Int Ack cycle

### RFSH

Refresh (output, active Low).  
Together with MREQ indicates refresh cycle.  
Lower 7-bits address is refresh address to DRAM



## Z80 Pin Description

### INT

- Interrupt Request (input, active Low).
- Interrupt Request is generated by I/O devices.
- Checked at the end of the current instruction
- If flip-flop (IFF) is enabled.

### NMI

- Non-Maskable Interrupt
- (Input, negative edge-triggered).
- Higher priority than INT.
- Recognized at the end of the current instruction
- Independent of the status of IFF
- Forces the CPU to restart at location 0066H




## Z80 Pin Description

### BUSREQ

- Bus Request (input, active Low).
- higher priority than NMI
- recognized at the end of the current machine cycle.
- forces the CPU address bus, data bus, and MREQ, IORQ, RD, and WR to high-imp.

### BUSACK

- Bus Acknowledge (output, active, Low)
- indicates to the requesting device that address, data, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states.



## Z80 Pin Description

### RESET

Reset (input, active Low).

RESET initializes the CPU as follows:


Resets the **IFF**

Clears the **PC** and registers **I** and **R**

Sets the interrupt status to **Mode 0**.


During reset time, the **address** and **data** bus go to a **high-impedance** state And all control output signals go to the **inactive** state.

must be active for a minimum of **three** full clock cycles before the reset operation is complete.




Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

## BUS Buffering




Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

## Instruction Fetch




Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

## Memory Read or Write Cycle



Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)


## Input or Output Cycles



\*Automatically inserted WAIT state


Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

## Bus Request/Acknowledge Cycle



Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

## Interrupt Request/Acknowledge Cycle



## Non-Maskable Interrupt Request Operation

